A custom chip designed to accelerate cryptographic algorithms by combining ASIC performance with GPU programmability, featuring on-chip RISC-V processors and a high-speed memory architecture.

An LLVM-based compiler and a reconfigurable library of cryptographic primitives designed to optimize performance on the VPU across various algorithms like Plonky2/3, Halo2, and TFHE.