A transistor-level 3D integrated circuit technology that stacks entire wafers using hybrid bonding and tungsten vertical interconnects for high-density, low-power, and high-performance semiconductor devices.

A fourth-generation dis-integrated 3D memory product combining heterogeneous logic and DRAM processes to deliver high-density, high-bandwidth, and low-latency memory stacks with built-in test and repair.